5.3.2. Example ETMv1 trace

Consider the following simple code fragment, where memory location 0x0020000 contains the value 0x44332211:

1000    MOV R2, #20000
1004    LDRB R0, [R2]    ; 0x11
1008    LDRH R0, [R2]    ; 0x2211
1012    LDR  R0, [R2]    ; 0x44332211
1016    NOP
1020    B    1000

The execution of this code on an ARM7TDMI processor produces the trace output shown in Example 5.1. Data address tracing is disabled. Significant cycles are labeled in bold, for example, Branch.

Example 5.1. Sample ETMv1 trace output

TRACESYNC       PIPESTAT[2:0]    TRACEPKT[7]    TRACEPKT[6:0]
0               TD               0              0000001
0               TD               0              0000001
0               TD               0              0000001
0               TD               0              0000001
0               IE               0              0000001
0               TD               0              0000001
0               TD               0              0000001
0               TD               0              0000001
0               TD               0              0000001
0               TD               0              0000001
0               ID LDRB executed   0              0010001    Byte data
0               TD               0              0000001
0               TD               0              0000001
0               TD               0              0000001
0               TD               0              0000001
0               TD               0              0000001
0               ID LDRH executed   0              0010001    Halfword data 
0               WT               0              0100010    Halfword data 
0               TD               0              0000001
0               TD               0              0000001
0               WT               0              0010001    Word data 
0               WT               0              0100010    Word data 
0               WT               0              0110011    Word data
0               WT               0              1000100    Word data
0               ID LDR executed    0              0000001    Unused
0               TD               0              0000001
0               TD               0              0000001
0               TD               0              0000001
0               IE               0              0000001
1               BE               0              0000000    Branch

The trace output shown in Example 5.1 is analyzed as follows:

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q
Non-ConfidentialID101211