5.9.1. System stalling

To prevent loss of trace data, ARM recommends that your system recognizes when the FIFO is about to overflow. An on-chip FIFOFULL output is provided that indicates when the FIFO has less than a configured number of bytes of space available. You can use this signal to stall the ARM processor to prevent the FIFO from overflowing. The assertion of this signal is controlled by configurable instruction address regions to prevent system stalling in critical code. See Processor stalling, FIFOFULL for details.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q
Non-ConfidentialID101211