3.16.17. Counter Reload Event Registers, ETMCNTRLDEVRn

The ETMCNTRLDEVR characteristics are:


An ETMCNTRLDEVR defines the event that causes the corresponding counter to be reloaded with the value held in the corresponding ETMCNTRLDVR.

Usage constraints

Each ETMCNTRLDEVR is used with a corresponding ETMCNTRLDVR, ETMCNTENR, and ETMCNTVR. See About the counter registers.


The number of ETMCNTRLDEVRs:

  • is implementation defined

  • is specified by ETMCCR bits [15:13]

  • can be zero.

See Configuration Code Register, ETMCCR.

Unimplemented ETMCNTRLDEVRs are RAZ/WI.


See the register summary in Table 3.16.

Figure 3.26 shows the ETMCNTRLDEVR bit assignments.

Figure 3.26. ETMCNTRLDEVR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.33 shows the ETMCNTRLDEVR bit assignments.

Table 3.33. ETMCNTRLDEVR bit assignments





Count reload event. Subdivided as:

Function, bits [16:14]

Specifies the logical operation that combines the two resources that define the event.

Resource B, bits [13:7] and Resource A, bits [6:0]

Specify the two resources that are combined by the logical operation specified by the Function field.

For more information see Event resources and PTM events.

Each ETMCNTRLDEVR has the same bit assignments.

Defining a PTM event describes how you define a counter reload event.

Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved.ARM IHI 0035B