3.16.60.  About the Component Identification Registers

A PTM includes four read-only Component Identification Registers, ComponentID0 to ComponentID3. Table 3.76 shows these registers.

Table 3.76. Summary of the component identification registers

RegisterDescriptionNumberOffset [a]
Component ID0See Component ID0 Register, ETMCIDR00x3FC0xFF0
Component ID1See Component ID1 Register, ETMCIDR10x3FD0xFF4
Component ID2See Component ID2 Register, ETMCIDR20x3FE0xFF8
Component ID3See Component ID3 Register, ETMCIDR30x3FF0xFFC

[a] Register offset where the registers are accessed in a memory-mapped scheme. The register offset is always 4 × (Register number).


The Component Identification Registers identify the PTM as a CoreSight component. For more information, see the CoreSight Architecture Specification.

Only bits [7:0] of each register are used. Figure 3.65 shows the concept of a single 32-bit component ID, obtained from the four Component Identification Registers.

Figure 3.65. Mapping between the Component ID Registers and the Component ID value

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved.ARM IHI 0035B
Non-ConfidentialID060811