CoreSight Program Flow Trace Architecture SpecificationPFTv1.0 and PFTv1.1
Home > Program Trace Macrocell Programmers Model > PTM register descriptions > Peripheral ID1 Register, ETMPIDR1

3.16.55. Peripheral ID1 Register, ETMPIDR1

The ETMPIDR1 characteristics are:

Purpose

Holds peripheral identification information.

Usage constraints

  • Only bits [7:0] of this register are valid and they must be used with bits [7:0] of the other Peripheral ID registers to obtain the CoreSight Peripheral ID for the PTM.

  • From PFTv1.1, accesses to this register from the coprocessor interface are unpredictable.

Configurations

Available in all PTM implementations.

Attributes

See the register summary in Table 3.16.

Figure 3.60 shows the ETMPIDR1 bit assignments.

Figure 3.60. ETMPIDR1 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.71 shows the ETMPIDR1 bit assignments.

Table 3.71. ETMPIDR1 bit assignments

BitsDescription [a]
[31:8]Reserved
[7:4]JEP106 Identity Code[3:0]
[3:0]Part Number[11:8]

[a] See Table 3.69 for more information about the register fields.


Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved.ARM IHI 0035B
Non-ConfidentialID060811
PDF file icon  PDF version
Home > Program Trace Macrocell Programmers Model > PTM register descriptions > Peripheral ID1 Register, ETMPIDR1