The CoreSight programmers model specifies that the registers of each CoreSight component are memory-mapped in a 4KB region. The top 256 bytes of this space, registers 0x3C0-0x3FF, are reserved for management registers that must be present in any CoreSight component. The section PTM register descriptions includes descriptions of these registers.