CoreSight Program Flow Trace Architecture SpecificationPFTv1.0 and PFTv1.1
Home > Program Trace Macrocell Programmers Model > PTM register descriptions > System Configuration Register, ETMSCR

3.16.5. System Configuration Register, ETMSCR

The ETMSCR characteristics are:

Purpose

Shows the PTM features supported by the PTM. The contents of this register are based on inputs provided by the ASIC.

Usage constraints

There are no usage constraints.

Configurations

Available in all PTM implementations.

Attributes

See the register summary in Table 3.16.

Figure 3.16 shows the ETMSCR bit assignments.

Figure 3.16. ETMSCR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.21 shows the ETMSCR bit assignments.

Table 3.21. ETMSCR bit assignments

Bits

Description

[31:15]Reserved, SBZP.
[14:12]

Number of supported processors minus 1.

The value given here is the maximum value that can be written to bits [27:25] of the ETMCR.

[11:9]Reserved, SBZP.

[8]

If set to 1, FIFOFULL is supported. This bit is used in conjunction with bit [23] of the ETMCCR.

Note

You can use FIFOFULL only if it is supported by both your PTM and your system. Some processors do not support FIFOFULL, so it cannot be used by the system.

[7:0]

Reserved, SBZP.

Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved.ARM IHI 0035B
Non-ConfidentialID060811
PDF file icon  PDF version
Home > Program Trace Macrocell Programmers Model > PTM register descriptions > System Configuration Register, ETMSCR