3.16.7. TraceEnable Start/Stop Control Register, ETMTSSCR

The ETMTSSCR characteristics are:

Purpose

Specifies the single address comparators that hold the trace start and stop addresses.

Usage constraints

There are no usage constraints.

Configurations

Available in all PTM implementations.

Attributes

See the register summary in Table 3.16.

Figure 3.17 shows the ETMTSSCR bit assignments.

Figure 3.17. ETMTSSCR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.22 shows the ETMTSSCR bit assignments.

Table 3.22. ETMTSSCR bit assignments

Bits

Description

[31:16]

When a bit is set to 1, it selects a single address comparator 16-1 as a stop address for the TraceEnable start/stop block. For example, if you set bit [16] to 1 it selects single address comparator 1 as a stop address.

[15:0]

When a bit is set to 1, it selects a single address comparator 16-1 as a start address for the TraceEnable start/stop block. For example, if you set bit [0] to 1 it selects single address comparator 1 as a start address.


Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved.ARM IHI 0035B
Non-ConfidentialID060811