3.4.3. Address range comparators (ARCs)

The PTM has two modes of operation for ARCs:

Include mode

In this mode, a match occurs when the instruction block overlaps the address range defined in the ARC. This means that the ARC matches if the processor executed an instruction in the range defined by the ARC. The PTM uses this mode for:

  • TraceEnable include control

  • the address range comparator events.

In include mode, the address comparator matches if:

   (CompAddrLowEND) AND (CompAddrHigh > START)

Exclude mode

In this mode, a match occurs if the instruction block is completely within the address range defined in the ARC. This means that the ARC matches only if all of the instructions in the instruction block are in the exclude range defined by the ARC. The PTM uses this mode for:

  • TraceEnable exclude control.

In exclude mode, the address comparator matches if:

   (CompAddrLowSTART) AND (CompAddrHigh > END)

See Terms used to describe address comparator behavior for descriptions of the terms used in this definition.

The ARC matches only if the address comparison is successful and the conditions defined in the corresponding Address Comparator Access Type Register are met.

The PTM holds the result of a successful ARC match until it processes another waypoint. The PTM event resource corresponding to the ARC is TRUE for this time.

On a processor reset, the ARCs maintain their values.

At each waypoint, the PTM always tests every pair of Address Comparator Value Registers as an ARC. For example, if it implements six Address Comparator Value Registers it always tests:

To avoid unexpected trace output, you must make sure you:

For a PTM that implements the maximum of 16 Address Comparator Value Registers, Table 3.3 lists the Address Comparator Value Registers that define each ARC.

Table 3.3. Definition of ARCs by Address Comparator Value Registers

ARCAddress Comparator Value Registers (ETMACVRs)
Range start addressRange end address
1ETMACVR1ETMACVR2
2ETMACVR3ETMACVR4
3ETMACVR5ETMACVR6
4ETMACVR7ETMACVR8
5ETMACVR9ETMACVR10
6ETMACVR11ETMACVR12
7ETMACVR13ETMACVR14
8ETMACVR15ETMACVR16

Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved.ARM IHI 0035B
Non-ConfidentialID060811