3.16.33. Timestamp Event Register, ETMTSEVR

The ETMTSEVR characteristics are:


Defines an event that requests the insertion of a timestamp into the trace stream.

Usage constraints

There are no usage constraints.


This register is implemented only when bit [22] of the ETMCCER is set to 1. See Configuration Code Extension Register, ETMCCER. If this register is not implemented, this register is RAZ/WI.


See the register summary in Table 3.16.

Figure 3.40 shows the ETMTSEVR bit assignments.

Figure 3.40. ETMTSEVR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.49 shows the ETMTSEVR bit assignments.

Table 3.49. ETMTSEVR bit assignments





Timestamp event. Subdivided as:

Function, bits [16:14]

Specifies the logical operation that combines the two resources that define the event.

Resource B, bits [13:7] and Resource A, bits [6:0]

Specify the two resources that are combined by the logical operation specified by the Function field.

For more information see Event resources and PTM events.

You can program this register so that an external device or a programmable event causes the PTM to insert a timestamp in the trace stream. For example, you might program it so that the execution of a DMB instruction on another processor causes the insertion of a timestamp.

Defining a PTM event describes how you define a timestamp event.

ARM strongly recommends that you do not program this register with the Always true event, event 0x6F. If you program the Timestamp event to be always true the PTM inserts many timestamps into the trace stream, and the trace FIFO is likely to overflow.

Typically, you program the Timestamp Event Register to cause the PTM to insert a timestamp in the trace stream periodically. You can do this by programming one of the PTM counters to decrement every cycle, and programming the ETMTSEVR so that the timestamp event occurs each time the counter reaches zero.

Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved.ARM IHI 0035B