4.18. Debug state

When the processor enters Debug state, instruction execution stops. This means that tracing also stops and the FIFO continues to drain until empty.

Instructions executed in Debug state are ignored by the PTM.

The operation of all the PTM resources is unaffected by Debug state and the resources continue to operate as normal.

Instrumentation resources maintain their current state while in Debug state.

Context ID and VMID comparators continue to operate in Debug state. If the Context ID or VMID is changed while in Debug state, the Context ID or VMID comparators might not observe the change until the processor leaves Debug state and one of the following has occurred:

When the processor exits Debug state, tracing restarts if tracing is enabled. The reason code that is generated indicates that the processor has exited from Debug state.

If an overflow has occurred on entry into Debug state, the debug tools can detect this by reading the Status Register. For more information see Status Register, ETMSR.

For more information about Debug state see:

Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved.ARM IHI 0035B