3.18.2. Meanings of terms and abbreviations used in this section

The following terms and abbreviations are used in the tables that summarize the access permissions:

Error

Slave-generated error response. Writes are Ignored and reads return an unknown value. For a memory-mapped access, an error is returned through the memory system. For a coprocessor access, an Undefined Instruction exception is taken.

NPoss

Not possible. Accessing the trace registers while the processor is powered down is not possible if a single power domain is implemented. The response is system dependent and implementation defined.

OK

The read or write access succeeds. Writes to RO locations are ignored. Reads from RAZ/WO locations return zero.

Unp

The access has unpredictable results. Reads return an unknown value.

WI

Writes Ignored. Reads return the register value.

RAZ

Reads-As-Zero.

Unk

Unknown

SBZP

Should-Be-Zero-or-Preserved.

ImpDef

implementation defined.

CS Lock

CoreSight Lock. Indicated by the ETMLSR. See Lock Status Register, ETMLSR. This is one of the Management registers.

ETM_PD

ETM Power Down status. Indicated by the ETM Power Down bit, bit [0] of the PTM. See Main Control Register, ETMCR.

Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved.ARM IHI 0035B
Non-ConfidentialID060811