3.19.2. Debugger accesses, PFTv1.0 SinglePower implementations

Table 3.83 shows the behavior of debugger accesses in a SinglePower implementation in PFTv1.0. See PTM state definitions, PFTv1.0 SinglePower implementations for the meanings of the column headings.

Table 3.83. Debugger accesses

RegisterPTM state
No PowerOtherwise
Trace registersErrorOK[a]
ETMLSRErrorOK/RAZ
ETMLARErrorWI
ETMPDSRErrorOK
ETMOSLSRErrorOK
ETMOSLARErrorOK
ETMOSSRRErrorUnp

ETMDEVID, ETMAUTHSTATUS

ErrorOK
Other ManagementErrorOK
Reserved TraceErrorUNK/SBZP
Reserved ManagementErrorUNK/SBZP

[a] When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored


Copyright © 1999-2002, 2004-2008, 2011 ARM. All rights reserved.ARM IHI 0035B
Non-ConfidentialID060811