

Vector Floating Point Instruction Set

Quick Reference Card

Key to Tables				
{cond}	See Table Condition Field		Fd, Fn, Fm	Sd, Sn, Sm (single precision), or Dd, Dn, Dm (double precision).
<S/D>	S (single precision) or D (double precision).		{E}	E : raise exception on any NaN. Without E : raise exception only on signaling NaNs.
<S/D/X>	As above, or X (unspecified precision).		{Z}	Round towards zero. Overrides FPSCR rounding mode.
<VFPsysreg>	FPSCR or FPSID.		<VFPregs>	A comma separated list of <i>consecutive</i> VFP registers, enclosed in braces ({ and }).
§	2: VFPv2 and above. 3: VFPv3 and above.		<BinLoc>	Number of integer bits in fixed-point number, 0-16 or 0-31.
			<type>	SH, SL, UH, or UL, for Signed or Unsigned, Halfword (16-bit) or Longword (32-bit).

Operation	§	Assembler	Exceptions	Action	Notes
Vector arithmetic	Multiply and negate and accumulate negate and accumulate and subtract negate and subtract Add Subtract Divide Copy Absolute Negative Square root	FMUL<S/D>{cond} Fd, Fn, Fm FNMUL<S/D>{cond} Fd, Fn, Fm FMAC<S/D>{cond} Fd, Fn, Fm FNMAC<S/D>{cond} Fd, Fn, Fm FMSC<S/D>{cond} Fd, Fn, Fm FNMSC<S/D>{cond} Fd, Fn, Fm FADD<S/D>{cond} Fd, Fn, Fm FSUB<S/D>{cond} Fd, Fn, Fm FDIV<S/D>{cond} Fd, Fn, Fm FCPY<S/D>{cond} Fd, Fm FABS<S/D>{cond} Fd, Fm FNEG<S/D>{cond} Fd, Fm FSQRT<S/D>{cond} Fd, Fm	IO, OF, UF, IX IO, OF, UF, IX IO, OF, UF, IX IO, OF, UF, IX IO, OF, UF, IX IO, OF, UF, IX IO, OF, IX IO, OF, IX IO, DZ, OF, UF, IX IO, IX	Fd := Fn * Fm Fd := - (Fn * Fm) Fd := Fd + (Fn * Fm) Fd := Fd - (Fn * Fm) Fd := - Fd + (Fn * Fm) Fd := - Fd - (Fn * Fm) Fd := Fn + Fm Fd := Fn - Fm Fd := Fn / Fm Fd := Fm Fd := abs(Fm) Fd := - Fm Fd := sqrt(Fm)	
Scalar compare	Two values Value with zero	FCMP{E}<S/D>{cond} Fd, Fm FCMP{E}Z<S/D>{cond} Fd	IO IO	Set FPSCR flags on Fd - Fm Set FPSCR flags on Fd - 0	Use FMSTAT to transfer flags. Use FMSTAT to transfer flags.
Scalar convert	Single to double Double to single Unsigned integer to float Signed integer to float Fixed-point to float Float to unsigned integer Float to signed integer Float to fixed-point	FCVTDS{cond} Dd, Sm FCVTSd{cond} Sd, Dm FUITO<S/D>{cond} Fd, Sm FSITO<S/D>{cond} Fd, Sm 3 F<type>TO<S/D>{<cond>} Fd, #<BinLoc> FTOUI{Z}<S/D>{cond} Sd, Fm FTOSI{Z}<S/D>{cond} Sd, Fm 3 FTO<type><S/D>{<cond>} Fd, #<BinLoc>	IO IO, OF, UF, IX IX IX IO, IX IO, IX IO, IX IO, IX	Dd := convertStoD(Sm) Sd := convertDtoS(Dm) Fd := convertUtoF(Sm) Fd := convertSitoF(Sm) Fd := convert<type>toF(Fd) Sd := convertFtoUI(Fm) Sd := convertFtoSI(Fm) Fd := convertFto<type>(Fd)	Source is in bottom 16 or 32 bits of Fd. Destination is bottom 16 or 32 bits of Fd.
Insert constant	Insert constant in register	3 FCONST{cond} Fd, #<imm8>		Fd := convertImtoF(imm8)	
Transfer registers	ARM® to single Single to ARM Two ARM to two singles Two singles to two ARM Two ARM to double Double to two ARM ARM to lower half of double Lower half of double to ARM ARM to upper half of double Upper half of double to ARM ARM to VFP system register VFP system register to ARM FPSCR flags to CPSR	MOV{cond} Sn, Rd MOV{cond} Rd, Sn 2 MOV{cond} {Sn,Sm}, Rd, Rn 2 MOV{cond} Rd, Rn, {Sn,Sm} 2 MOV{cond} Dn, Rd, Rn 2 MOV{cond} Rd, Rn, Dn MOV{cond} Dn[0], Rd MOV{cond} Rd, Dn[0] MOV{cond} Dn[1], Rd MOV{cond} Rd, Dn[1] MSR{cond} <VFPsysreg>, Rd MRS{cond} Rd, <VFPsysreg> MRS{cond} R15, FPSCR		Sn := Rd Rd := Sn Sn := Rd, Sm := Rn Rd := Sn, Rn := Sm Dn[31:0] := Rd, Dn[63:32] := Rn Rd := Dn[31:0], Rn := Dn[63:32] Dn[31:0] := Rd Rd := Dn[31:0] Dn[63:32] := Rd Rd := Dn[63:32] VFPsysreg := Rd Rd := VFPsysreg CPSR flags := FPSCR flags	Sm must be S(n+1) Sm must be S(n+1) Stalls ARM until all VFP ops complete. Stalls ARM until all VFP ops complete.

Vector Floating Point Instruction Set

Quick Reference Card

Operation		§	Assembler	Synonyms	Action
Save VFP registers	Single Multiple, unindexed / increment after decrement before Push onto stack		STR{cond} Fd, [Rn{, #<immed>}] STM{cond} Rn{!}, <VFPregs> STMDB{cond} Rn!, <VFPregs> PUSH{cond} <VFPregs>	STMIA, STMEA STMFD (full descending) STMFD SP!	[address] := Fd. Immediate range 0-1020, multiple of 4. Saves list of VFP registers, starting at address in Rn.
Load VFP registers	Single Multiple, unindexed / increment after decrement before Pop from stack		LDR{cond} Fd, [Rn{, #<immed>}] LDM{cond} Rn{!}, <VFPregs> LDMDB{cond} Rn!, <VFPregs> POP{cond} <VFPregs>	LDMIA, LDMFD LDMEA (empty ascending) LDM SP!	Fd := [address]. Immediate range 0-1020, multiple of 4. Loads list of VFP registers, starting at address in Rn.

FPSCR format								Rounding		(Stride - 1)*3		Vector length - 1				Exception trap enable bits					Cumulative exception bits								
31	30	29	28			24	23	22	21	20		18	17	16			12	11	10	9	8			4	3	2	1	0	
N	Z	C	V			FZ	RMODE		STRIDE			LEN						IXE	UFE	OFE	DZE	IOE			IXC	UFC	OFC	DZC	IOC

FZ: 1 = flush to zero mode. Rounding: 0 = round to nearest, 1 = towards +∞, 2 = towards -∞, 3 = towards zero. (Vector length * Stride) must not exceed 4 for double precision operands.

Register banks, and sector, scalar and mixed operations

If Fd is S0-S7, D0-D3, or D16-D19, operation is Scalar (regardless of vector length).
If Fd is S8-S31, D4-D15, or D20-D31, and Fm is S8-S31, D4-D15, or D20-D31, operation is Vector.
If Fd is S8-S31, D4-D15, or D20-D31, and Fm is S0-S7, D0-D3, or D16-D31, operation is Mixed (Fm scalar, others vector).
S0-S7 (or D0-D3), S8-S15 (D4-D7), S16-S23 (D8-D11), S24-S31 (D12-D15), D16-D19, D20-D23, D24-D27, D28-D31, each form a circulating bank of registers.

Exceptions

IO	Invalid operation
OF	Overflow
UF	Underflow
IX	Inexact result
DZ	Division by zero

Condition Field

Mnemonic	Description (VFP)	Description (ARM or Thumb®)	Mnemonic	Description (VFP)	Description (ARM or Thumb)
EQ	Equal	Equal	HI	Greater than, or unordered	Unsigned higher
NE	Not equal, or unordered	Not equal	LS	Less than or equal	Unsigned lower or same
CS / HS	Greater than or equal, or unordered	Carry Set / Unsigned higher or same	GE	Greater than or equal	Signed greater than or equal
CC / LO	Less than	Carry Clear / Unsigned lower	LT	Less than, or unordered	Signed less than
MI	Less than	Negative	GT	Greater than	Signed greater than
PL	Greater than or equal, or unordered	Positive or zero	LE	Less than or equal, or unordered	Signed less than or equal
VS	Unordered (at least one NaN operand)	Overflow	AL	Always (normally omitted)	Always (normally omitted)
VC	Not unordered	No overflow			

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0007A	Change Log	
Issue	Date	Change
A	November 2004	First Release
B	May 2005	Release for RVCT 2.2 SP1
C	March 2006	Release for RVCT 3.0