|
|||
| Home |

ARM documentation set for ARM CoreLink controllers and peripherals, Intellectual Property (IP) macrocells for Systems-on-Chip. Includes AMBA AXI and AHB interconnect, Dynamic and Static Memory Controllers, Interrupt, Color LCD, and Cache Controllers, GPIOs, UARTs, and TrustZone peripherals.
ARM CoreLink controllers and peripherals are re-usable Intellectual Property (IP) macrocells developed to enable the rapid assembly of System-on-Chip designs.
CoreLink controllers and peripherals comply with AMBA AXI, AHB, and APB standards. They provide functionality for very high performance matrix interconnects through to simple I/O. For example:
Contents
Related information
HelpTo browse this set, use the
Contents frame
on the left:

beside a topic to expand it without viewing it
beside a topic to collapse it.To search the documentation, enter your search term in the Search our documentation field above the Contents tab:

or press Return.All line drawings use the SVG format. This enables you to zoom in on the graphic without losing any quality. To view these graphics, your browser must support the SVG format. If your browser does not have native support, you must install an appropriate plugin such as the Adobe SVG Viewer.
For more detailed information about using this site, see the site Frequently Asked Questions.