|
|||
| Home |
ARM documentation set for the ARM Cortex-A15 MPCore processors.
The ARM Cortex-A15 MPCore processor has an out-of-order superscalar pipeline with a tightly-coupled low-latency level-2 cache that can be up to 4MB in size. The Cortex-A15 MPCore processor implements the ARMv7-A architecture profile.
Contents
Related information
HelpTo browse this set, use the
Contents frame
on the left:

beside a topic to expand it without viewing it
beside a topic to collapse it.To search the documentation, enter your search term in the Search our documentation field above the Contents tab:

or press Return.All line drawings use the SVG format. This enables you to zoom in on the graphic without losing any quality. To view these graphics, your browser must support the SVG format. If your browser does not have native support, you must install an appropriate plugin such as the Adobe SVG Viewer.
For more detailed information about using this site, see the site Frequently Asked Questions.